Abstract-This paper discusses fully digitat error correction and self-calibration which correct errors due to capacitor mismatch, charge injection, and comparator offsets in algorithmic A/D converters. The calibration is performed without any additional analog circuitry, and the conversion does not need extra clock cycles. This technique can be applied to algorithmic converter configurations inclnding pipelined, cyclic, or pipelined cyclic configurations. To demonstrate the concept, an experimental 2-stage pipelined cyclic A/D converter is implemented in a standard 1.6-~m CMOS process. The ADC operates at 600 ksh using 45 mW of power at *2.5 V supplies. The active dle area excluding the external logic circuit is 1 mm2. Maximum DNL of *0.6 LSB and INL of &l LSB at a 12-b resolution have been achieved.
I. INTRODUCTION
T HIS paper describes a pipelined algorithmic A/D converter which employs digital self-calibration and digital error correction. In an algorithmic A/D converter, a variety of errors including capacitor mismatch, charge injection, and comparator offsets result in differential nonlinearity (DNL) and integral nonlinearity (INL) . Previous approaches of correcting capacitor mismatch in algorithmic converters include the ratio independent [1], reference refreshing [2] , and error averaging [3] approaches, which require additional clock cycles during the normal conversion, making the conversion slower. They also require two 'operational amplifiers per stage doubling the power and complexity. The analog calibration [4]- [6] requires a calibration DAC for the correction of each stage increasing the complexity and capacitive loading on op amps. In conventional algorithmic converters, the charge injection is reduced by the use of small sampling switch and differential sampling. The small sampling switch may compromise conversion speed in this case. Comparator offsets have been removed by standard offset cancellation requiring power, complexity and resulting in slow response time.
In this paper, an approach is described that employs a nominal radix 2, 1.5 b/stage conversion algorithm. A 1.5 b/stage converter with capacitor ratio error cancellation has been previously reported [7] , which is applicable only to a nonpipelined single stage cyclic converter, and hence is slow. Furthermore, it requires a separate S/H amplifier, essentially doubling power and complexity. Other converters using the 1.5 b/stage algorithm were reported recently [8] , [9] . However, Manuscript received August 31, 1993; revised December 15, 1993 these converters lacked calibration [8] or must be calibrated using a highly accurate external D/A converter [9] . A fully digital calibration was previously employed in a two-step flash ADC [10] . Although effective for calibration of a single stage, this technique suffers from DNL errors due to the accumulation of quantization errors if more than one stage is calibrated. The removal of such DNL errors requires considerable increase of complexity in the calibration algorithm and circuitry.
The technique discussed in this paper can be applied to cyclic or pipelined algorithmic converters, does not require extra clock cycles during the conversion, and no additional analog circuitry is needed. The analog circuit is simple, using one operational amplifier and two latches per stage. As will be shown in Section III, the 1.5 b/stage algorithm makes simple self-calibration possible in the digital domain. The combination of digital error correction and calibration removes any error due to capacitor mismatch, charge injection, and comparator errors, including offset and noise. The gain of each stage is precisely calibrated, so that multistage calibration does not introduce the DNL as in [10] , and the overall converter has a precise full-scale of +VREF. Cl and Cz, an operational amplifier, and a comparator. During the sampling phase shown in Fig. 1(a) , the input voltage Tin(i) presented to stage z is sampled on 01 and C2. At this time, the comparator compares V,.(i) with up to +1/4 VREF, compared to 1.75'% of VREF in [11] .
III. 1.5 b/STAGE A/D CONVERTER
Consider a fully pipelined converter employing the 1.5 blstage algorithm, one stage of which is shown in Fig. 3 . Although a fully differential configuration is preferred in practice, a single-ended version is shown in the figure for simplicity. In the fully differential circuit matching between VREF and -VREF it is not necessary. During the sampling phase shown in Fig. 3(a) , both Cl and C2 are connected to the input voltage~.(i) and the op amp is connected in the unity-gain mode. The input voltage to the ith stage~n(i) is compared with two levels, V+ (O < V+ < VREF /2) and V-(-VREF/2 < V-< O) neither of which needs to be accurate. For simplicity of discussion, the bit decisions from two comparators are represented by three values D(i) = 1, 0, and -1 as follows:
During the M x 2 phase, Cl is connected to the output, and C2 is connected to VREF, O, or -VREF depending on the bit decision made in the first phase, as shown in Fig. 3(b) . The output voltage for the ith stage in an ideal case is
where
The ideal residue plot is shown in Fig. 4(a) , while the effects of charge injection, comparator offset, and capacitor mismatch are indicated in Figs. 4 VREF is corrected, The charge injection manifests itself only as overall input referred offset voltage which is easily taken out by the digital calibration as explained in the next section. The capacitor mismatch gives rise to DNL and INL and must be corrected by the digital calibration.
IV. DIGITAL SELF-CALIBRATION
As discussed in the preceding section, the only error that causes linearity error in a 1.5 b/stage converter is the capacitor mismatch (assuming that the operational amplifier has high enough gain). The ratio mismatch in nominally identical capacitors Cl and C2 is indicated as cu where C'2 = (1 + cu ) Cl. In this case, the output voltage is
Equation (5) to the digital output:
s(i) = D[-CYiV,n(i) + D(i)aiVREF] --;[D(z)/2 + D(i + 1)/4+ D(i + 2)/8 +~~.] -+ ;D(i) = ;[D(z)/2 -D(i + 1)/4 -II(z + 2)/8 -~. .]. (6)
The quantization error in calibration is typically reduced by adding 2 more bits in the pipeline or cyclic conversion. The calibration measurements are averaged many times (typically 256 times) to further reduce quantization and circuit noise. The calibration of other stages is done in the same manner. From (6) and similar equations for other stages, the correction term that corresponds to each bit D(z) is calculated during the initial calibration cycles, and stored in RAM. For a 12-b converter, a 6-byte memory is' sufficient if the first 6 stages are calibrated. During the normal conversion, these correction terms are added to the conversion result to calibrate errors in all the stages that are calibrated. It should be noted that the calibration requires only digital additions or subtractions. An adder/subtracter is needed for each stage being calibrated. Therefore, a total of 6 12-b adders are required for a fully pipelined 12-b converter in which the first 6 stages are calibrated. In a fully-pipelined converter, a~corresponds to the ratio error in each stage. In an iV-stage cyclic converter, a~=~i+N because the same stages are reused. For example, for a 2-stage cyclic converter, al = az = CW,= . . . and cl!z=~4=0!c=....
The number of adders is reduced by the factor of the number of recirculation in a conversion. The measurements the a's during the initial calibration periad are done as illustrated in Fig. 5 . First, O V is used as an input to the ith stage, which is digitized by the ith and the following stages as shown in Figs. 5(a) and (b) . The result gives the offset due to charge injection referred to the input of the ith stage, Vos (i). Next, VREF is sampled on Cl, and O V is sampled on C2 as shown in Fig. 5(c) . By forcing the bit to 1, C2 is connected to VREF, and Cl is connected to the output giving the output voltage V.,,O, = aiVREF + Vos (i) as shown in Fig. 5 the result will get multiplied by 2 without the addition or subtraction of VREF, until the result reaches the last few stages where the bit decisions are 1's or -1's. The gain errors in other stages therefore contribute only negligible gain error in the measurement of cw. The offset errors of other stages are indistinguishable from the offset Vos (i) of the current stage, the effect of which is removed as described earlier. 
V. PROTOTYPE CONVERTER CIRCUITS
To demonstrate the concept of calibration, a prototype 2-stage A/D converter has been implemented in a standard 1.6-,um CMOS process. In the prototype converter, the output of the second stage is fed back to the first stage for a pipelined cyclic operation. Seven clock cycle$ are needed for a 14-b raw result which is subsequently calibrated and truncated to 12 b. As shown in Fig. 3 , each stage consists of 2 capacitors of 1 pF each, an operational amplifier and two comparators. Fig. 6 shows the schematic diagram of the operational amplifier used in the converter. A 2-stage design is chosen to obtain open 'loop gain greater than 80 dB to reduce the linearity error due to the finite gain effect. Both the first and the second stage are cascoded for high gain. A continuous-time common-mode feedback circuit is employed. Polysilicon resistors Rcl and RCZ, 30 kfl each, senses the output common mode. Although the effectiveness of the cascode in the second stage is reduced by ihe common-mode sensing resistors, gain is still higher with the cascode due to the low output resistance of short channel MOSFET's. The capacitors CCMI and CcMz, 1 pF each, introduce a zero in the common-mode transfer function to help stabilize the common-mode signal path. The common-mode amplifier consisting of MP12-17 and MN1 1-16 forces the output common mode to zero. The common-mode difference current generated by MP 14 and MP 16 is fed back to the input stage (via nodes labeled CMFBP and CMFBN) to regulate the output common-mode voltage. The pole-splitting compensation network (CC1, CCZ, RC1, and RCZ) stablhzes . .
bo& the differential and the common-mode signal paths. The operational amplifier, using a 1.6-,um minimum gate Fig. 7 shows the schematic diagram of the comparator. When STROBE is high, the differential input is applied through MP1 and MP2, MP3 and MP4 are turned off, and the positive feedback in MN4 and MN5 is overcome by a CMOS switch MN3 and MP8. When STROBE is low, MP3 and MP4 are turned on, and MN3 and MP8 are turned off, and the latch regenerates rapidly. The input source followers (MN1, MN2, MN6, and MN7) serve two purposes. First, they reduce the kickback effect of the latch to the operational amplifier output. This is particularly important because the latch is activated before the operational amplifier has fully settled. A significant kickback would increase the settling time of the operational amplifier. Second, an offset of approximately 1/4 VREF is introduced by using different W/L ratios for MN 1 and MN2. This obviates the separate resistor string to set the comparator reference voltages (V+ and V-) in a conventional multistage converter, saving power and area. However, with this approach the comparator threshold will not be exactly 1/4 VREF. The deviation of the comparator threshold from 1/4 VREF reduces the margin of comparator error by the same amount from + 1/4 VREF.
VI. EXPERIMENTAL RESULTS
The output of the second stage is fed back to the first stage 7 times cyclically to obtain 14-b uncalibrated digital outputs which are calibrated and truncated to yield 12-b results. The logic circuit for the digital calibration was emulated by a computer program. The converter runs at a maximum of 4.2 MHz clock (600 kS/s sampling rate) in the cyclic mode, at 45-mW power. Fig. 8 shows the integral nonlinearity (INL) before and after calibration. In Fig. 8(a) , the converter shows +2.5 LSB's of INL before calibration. After calibration, it is improved to +0.5 LSB at 140 kS/s, and to +1 LSB at 600 kS/s, respectively, as indicated in Figs. 8(b) and (c). The increase of INL at full speed is believed to be due to insufficient settling of the operational amplifier. Fig. 9 shows the differential nonlinearity (DNL) plot after calibration obtained by codedensity measurements with the converter operating at full speed. The maximum DNL is shown to be 0.6 LSB's. The DNL peaks near the negative and the positive full scales are due to the amplitude of the ramp which is slightly less than the full scale. The total input referred offset before calibration is 12 LSB's and is reduced to less than 1/2 LSB after calibration. The rms input referred noise was measured to be 0.6 LSB which was considerably larger than the simulated value. The source of extra noise is not clearly understood yet. The die photograph is shown in Fig. 10 . The active die area is 1 mmz (1600 milz). Table I [1]
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